Smaller version of GameBoy Zero

moosepr designed this small and simple GameBoy-style device using the Raspberry Pi Zero:

7352071488543051372.jpgGameBoy Zero, but smaller!

I’m not overly fond of ‘rats nest’ wires, and I have a bit of an obsession with making things as small as possible, so this is what I came up with.

Tis just an ILI9341 screen, a Pi Zero, 2 navi switches (5 way), and a battery (with charge/protect circuit)

petay has shared the board on OSH Park:

GBz

24dc2def413aa50cfa86da86615eedc8.png

Order from OSH Park

Here the board is in action:

 

Smaller version of GameBoy Zero

Raspberry Pi Zero W desk clock

Nick Sayer created a LED desk clock driven by NTP on a Raspberry Pi Zero W:

1122301488861820869.JPG

Raspberry Pi Zero W desk clock

When I was in college, I bought and built a Heathkit GC-1000 WWV clock. Since then, I’ve been somewhat interested in accurate time measurement. I recently designed a GPS driven clock, but sometimes your local WiFi reception is better than GPS (say, indoors). For those circumstances, a clock that gets time from NTP over WiFi would be preferable. The newly released Raspberry Pi Zero W makes this quite a bit simpler to achieve
7679641488615371445
Raspberry Pi Zero W desk clock

IceZero FPGA Board for Raspberry Pi

Black Mesa Labs created this board that adds a Lattice FPGA to a Raspberry Pi:

ice_zero_with_pi_zero

IceZero FPGA Board for RaspPi

BML has been very much enchanted with the Lattice FPGA boards for Raspberry Pi, IcoBoard , BlackIce and IceHat. The IceZero board is a BML creation that attempts to combine the best features of all 3 boards into a single design.

screenshot-at-2017-02-11-12-23-44

IceZero features common with other designs

  • Fully Open-Source Hardware and Software Design.
  • Lattice ICE40HX4K FPGA that supports Clifford Wolf’s Project IceStorm tool chain.
  • Interfaces to Raspberry Pi 2×20 GPIO Header for both power and bus interfaces.
  • PROM programmable directly from Rasp Pi, no JTAG programmer required.
  • External SRAM, supporting soft CPU core designs ( code execution ).
  • Extra large SPI PROM, supporting soft CPU core designs ( code storage ).
  • Industry standard PMOD expansion headers

sump2_on_ice_zero

IceZero features that are BML specific

  • Mesa Bus Protocol 32 MHz SPI link between CPU and FPGA.
  • 2-Layer PCB design. Orderable via OSH-Park or Gerbers for Downloading.
  • FTDI 1×6 USB Serial Cable header for use with PC instead of Pi ( or as a soft CPU debug Trace Port ).
  • Single Pi UART plumbed to FPGA for muxing to multiple external serial devices.

BlackMesaLabs has shared the board on OSH Park:

bml_ice_zero_19_02.zip

BML IceZero Lattice ICE40 FPGA for RaspPi

db079498cc7f080afc8ce1732dc887d9

Order from OSH Park

IceZero FPGA Board for Raspberry Pi