The First Open Source RISC-V Microcontroller

dieimage.png

Hackaday reports that OnChip launched a Crowd Supply campaign:

mRISC-V: The First Open Source RISC-V Microcontroller

Now, this is finally changing. OnChip, a startup from a group of doctoral students at the Universidad Industrial de Santander in Colombia, have been working on mRISC-V, an open 32-bit microcontroller based on the RISC-V instruction set [..]

cx4qfdhw8aa7ih-jpglarge

Open-V Chip Specifications

  • Package
    • QFN-32
    • No other packages are planned for the first run
  • Processor
    • RISC-V ISA version 2.1
    • 1.2 V operation
  • Memory
    • 8 KB SRAM
  • Clock
    • 32 KHz – 160 MHz
    • Two PLLs, user-tunable with muxers and frequency dividers
    • includes all clocking and bias circuitry
  • Analog Signals
    • Two 10-bit ADC channels, each running at up to 10 MS/s
    • Two 12-bit DAC channels
  • Timers
    • One general-purpose 16-bit timer
    • One 16-bit watch dog timer (WDT)
  • General Purpose Input/Ouput
    • 16 programmable GPIO pins
    • two external interrupts
  • Interfaces
    • SDIO port (e.g., microSD)
    • Two SPI ports
    • I2C
    • UART
  • Programming and Testing
    • Built-in debug module for use with gdb and JTAG
    • Programmable PRBS-31/15/7 generator and checker for interconnect testing
    • Compatible with the Arduino IDE

onchip-dev-board-render_jpg_project-body

Open-V Dev Board Specifications

The dev board comes completely assembled.

  • USB 2.0 controller
  • 1.2 V and 3.3 V voltage regulators
  • Clock reference
  • Breadboard-compatible breakout header pins
  • microSD receptacle
  • Micro USB connector (power and data)
  • JTAG connector
  • 32 KB EEPROM
  • 32-pin QFN Open-V microcontroller
  • Dimensions: 55 mm x 30 mm (excluding USB receptacle)
The First Open Source RISC-V Microcontroller

OnChip Open Source RISC-V microcontroller at ORCONF 2016

screenshot-at-2016-10-23-00-17-16

ORCONF 2016 was held earlier this month in Bologna, Italy:

ORCONF is an open source digital design and embedded systems conference, covering areas of electronics from the transistor level up to Linux user space and beyond. Expect presentations and discussion on free and open source IP projects, implementations on FPGA and in silicon, verification, EDA tools, licensing and embedded software, to name a few.

fossi_logo_medium

Begun as the annual OpenRISC developers and users conference, it has become a broad open source digital design-oriented event and is supported by FOSSi – the Free and Open Source Silicon Foundation.

Elkim Roa spoke about OnChip, an Open Source silicon microcontroller, designed by his research group at UIS (Universidad Industrial de Santander):

Fully-tested 32-bit RISC-V microcontroller in 130nm

The slides are available as PDF on GitHub:

This slideshow requires JavaScript.

OnChipUIS has several repos on GitHub related to the project including:

mriscvA 32-bit Microcontroller featuring a RISC-V core

22107438 (1).jpg 

OnChip Open Source RISC-V microcontroller at ORCONF 2016

A Completely Open Microcontroller

An annotated mRISCV die imageI don’t know about you, but the idea of an Arduino-class microprocessor board which uses completely open silicon is a pretty attractive prospect to us. That’s exactly [onchipUIS]’s stated goal. They’re part of a research group at the Universidad Industrial de Santander and have designed and taped out a Cortex M0…

via A Completely Open Microcontroller — Hackaday

mrisc_board (1).jpg

Not only have [onchipUIS] successfully bonded their chip, but they’ve done so using a chip on board process where the die is directly bonded to a PCB. They used OSHPark boards and described the process on Twitter.

screenshot-at-2016-10-10-14-12-27

 

A Completely Open Microcontroller